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ABSTRACT INTRODUCTION
The Wide Dynamics Demodulator 
(WDD) provides the capability to demodulate 
digital data received from an accelerating 
spacecraft, even during the high Doppler 
rates caused by booster engine firing.
The WDD is constructed around an 
internal microprocessor that receives high- 
level commands from the external system compu- 
ter, interprets them to select the optimum 
tuning, filtering, and operating modes, and 
reports status back to the external computer. 
The WDD will acquire a 35 MHz input signal 
with up to j^4200 Hz offset from the estimated 
frequency, and the frequency may be changing 
by as much as +8.2 Hz per second and at a rate 
of up to 30.6 Hz/second2 . The PN code is 
searched first, followed by Costas-loop 
carrier search. After carrier lock, the loop 
changes from first-order to third-order, 
allowing frequency changes of up to jO 0,300 Hz 
from nominal at a rate of j765 Hz per second. 
Data rates from 100 b/s to 300,000 b/s may be 
processed.
The Wide Dynamics Demodulator 
evolved in response to the requirements of 
NASA's Tracking and Data Relay Satellite 
System (TDRSS) (see Ref. 1 and 2). During 
the orbital manuevers of TDRSS user satel- 
lites, the received Doppler frequency rate 
will rapidly shift when engine firing occurs. 
NASA studies predicted the motions of a large 
satellite-booster combination, thus also set 
ting the equivalent Doppler frequency dynam- 
ics. A WDD feasibility study was chartered 
by Spacecom (the Space Communications 
Company), which developed the TDRSS System 
for NASA. This analytical study phase result- 
ed in a follow-on study to create "breadboard" 
table-top circuitry for proof-of-performance 
evaluation. The final implementation phase 
created a prototype and six deliverable units.
This paper discusses the demodula- 
tor requirements, implementation, and perfor- 
mance, provides acquisition statistical 
analyses, and relates them to the communi- 
cations requirements of powered spacecraft.
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OVERVIEW
The Wide Dynamics Demodulator (WDD) 
is a digital data demodulator that was design- 
ed to support digital data transmissions of 
TDRSS user spacecraft, even though they may. 
be under powered flight (see Ref. 3). This 
demodulator provides the capability to track 
rapid shifts in received carrier frequency and 
PN chip rate. The WDD will be used within the 
S-band Single Access Receive Equipment (SSARE) 
of the TDRSS White Sands Ground Terminal. The 
design is implemented in a chassis that will 
replace the existing Low Rate Demodulator 
(LRD). The WDD will fit within the same 
physical space and have the same basic 
electrical interfaces to the Automatic Data 
Processing Equipment (ADPE) computer system.
In order to enhance the concept of 
where the equipment fits into the system, 
refer to Figure 1. The Tracking and Data 
Relay Satellite System (TDRSS) consists of 
user spacecraft (such as the Shuttle), the 
supporting TORS satellites, and the White 
Sands Ground Terminal (WSGT). The S-band 
signals from the user spacecraft are received 
by the TDRS satellite, where they are 
transponded to K-band for retransmission to 
the Ground Terminal in New Mexico.
As shown in Figure 2, the mesh 
single-access antenna of the TDRSS satellite 
receives the S-band incoming signals from the 
user spacecraft. After conversion to K-band, 
the space-to-ground-link antenna emits a 
K-band signal aimed at WSGT. This downlink 
signal is received by one of the 18 meter 
K-band antennas shown in Figure 3. After 
receipt at the White Sands Ground Terminal, 
the signals are downconverted to reduce the 
frequency to the 35 MHz IF frequency used by 
the demodulator.
A more detailed look at the signal
flow is shown in Figure 4. The 18-meter- 
antenna signal is amplified by the low noise 
amplifier and downconverted to an S-band 
intermediate frequency. The signal is pro- 
cessed further to remove estimated Doppler 
and to develop the 35 MHz signal from the S-SA 
converter/corrector to the Low Rate Demodu- 
lator (LRD). The WDD will replace the LRD in 
each of three identical equipment groups that 
support the North, Central, and South 
antennas. Two WDD's are used per group, one 
group for each antenna service.
BACKGROUND
User Spacecraft Dynamics
The orbit dynamics of a user space- 
craft are relatively stable when there is no 
further rocket engine firing. The principal 
spacecraft velocity is that due to its nominaj 
Keplerian orbit, although minor perturbations 
occur due to the ellipticity of the earth, 
planetary and lunar gravitational attraction, 
and the force of solar radiation. When a 
spacecraft is in this nominal stable orbit,
the estimated spacecraft position and velo- 
city are well known as a function of time, 
and accurate estimates of received Doppler 
frequencies and PN chip offset may be com- 
puted. These estimates are used in compensat- 
ing the received signal, but residual dynamics 
exist that must be tracked by the demodulator. 
Occasionally, spacecraft maneuvers may be 
required, and the instant of firing may have 
as much as 9 seconds of time uncertainty as 
well as additional magnitude uncertainties. 
During the period that powered flight occurs, 
these signal uncertainties cause difficulties 
in effectively tracking the PN chip rate and 
carrier frequency.
There are five phases to a powered 
flight maneuver:
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1. Essentially stable orbit dynam- 
ics prior to the beginning of 
powered flight.
2. Initiation of powered flight 
with major uncompensated accel- 
eration uncertainties due to 
the uncertainties of engine 
thruster firing times and the 
realized magnitude of accelera- 
tion.
3. Nominal powered flight with 
minor acceleration uncertain- 
ies.
4. End of powered flight with 
major uncompensated accelera- 
tion uncertainties, as occur- 
red in Phase 2.
5. Minor acceleration uncertain- 
ties after the powered flight 
is complete, as in Phase 1.
For example, a spacecraft/Inertia! 
Upper Stage (IUS) combination ejected from the 
space shuttle orbiter will have orbital velo- 
cities only slightly different than that of 
the space shuttle. Booster firing will 
accelerate the combination with increasing 
velocity throughout the time of firing. When 
engine shut-down occurs, the acceleration 
will rapidly die out, perhaps in less than 
1/2 second. The combination continues to 
coast in a new stable orbit that will be 
different from that at ejection from the space 
shuttle. At some later time, the explosive 
connector bolts will be fired, causing sepa- 
ration of the IUS from the spacecraft and 
possibly causing some slight acceleration due 
to the separation. Following separation, the 
spacecraft will assume a more predictable 
orbit.
The TDRSS software will make direct 
use of the NASA-supplied state vectors in 
commanding the communications equipment. 
These data permit nominal tuning and adjust- 
ment to minimize loss of data. For a user in 
an unstable orbit, NASA will provide a 
sequence of state vectors that represent user
parameters at time intervals precisely 
0.5 second apart. These data will provide a 
smooth sequence, such that the rates obtained 
from taking differences are consistent, con- 
tain no major irregularities, and do not 
induce an erratic behavior. While these state 
vectors are precise, the time at which each 
are applicable may be in error by as much as 
9 seconds. During accelerations, the tracking 
receivers must maintain track in spite of the 
offsets in estimates that result from time 
uncertainty.
As shown in Figure 5, WDD Reacqui- 
sition Dynamics, the firing time uncertainty 
may cause as much as 9 seconds delay in the 
Doppler compensation. Most of the shift is 
corrected after compensation begins, but the 
residual acceleration effects appear in the 
demodulator input. These uncompensated 
dynamics then cause stresses on the demodu- 
lator tracking loops. While the WDD is 
designed to maintain track through these 
effects, loss-of-lock might occur. There are 
two points identified as "worst-case" 
locations: Case 1 during high acceleration, 
and Case 2 occurring immediately at the 
moment of engine firing. If signal tracking 
is lost, the WDD will independently start 
reacquisition procedures to attempt to regain 
lock on the spacecraft data. If lock of the 
PN and carrier tracking loops does not occur 
within 35 seconds, the loss-of-lock will be 
reported to the central computer equipment for 
further action.
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The assessment of the maximum 
spacecraft dynamics was made by Mr. Les 
Riddle of NASA/WEC at Goddard Space Flight 
Center. The combination of the Galileo satel- 
lite under orbital injection by the 5000 pound 
thrust Inertia! Upper Stage (IDS) was selected 
to bound the requirements. Figure 6 depicts 
the acceleration profile over the IUS firing. 
The initial jerk (acceleration rate) occurs at 
ignition, and full thrust then smoothly builds 
up in 75 seconds, followed by a rapid, smooth 
decrease. As the acceleration increases, the 
rate of change of Doppler also increases, thus 
stressing the third-order Costas tracking loop 
of the WDD. If the tracking phase error 
becomes excessive, the WDD will lose lock.
Because of the engine firing, flame attenua- 
tion of the signal may occur, possibly to 
less than required for acquisition. Since 
the WDD retains the PN offset and carrier 
offset values at loss-of-lock, reacquisition 
is possible where acquisition would not be.
From these acceleration dynamics, 
maximum frequency offset was estimated at 
+4.54 kHz while the maximum frequency rate 
was estimated at +68.9 Hz/second. The maximum 
PN code offset was estimated at 182 chips. 
The specifications were established somewhat 
at +6 kHz offset, +70 Hz/second 
frequency rate, and +200 chip PN code offset.
Aspects
The WDD avoids the need for 
in the Processing
the use 
of the WDD may function
to be LRD 
A was
the
the of m to allow 
the MOD to to 
the Bit the Low 
lit and tli 
these extra command signals, the WDD can 
identify and interpret signals that are going 
to the other units just mentioned. This 
approach permits the correct setup of internal 
WDD circuitry to be inferred by the informa- 
tion in the setup data to the other bit syncs 
or combiner (the so-called "expert system" 
form of artificial intelligence).
Another design consideration was 
that the WDD and its power supply must fit 
within the available space when the LRD 
receiver is removed. Cooling and power 
requirements had to be less than for the LRD.
In a broader sense, the design was 
made adaptable for a conversion to a replace- 
ment of the Multiple Access Ground (MAG) 
Receiver and the K-Band Data Demodulator 
(KDD). Considerable saving in maintenance 
and logistics could be obtained if a similar 
variant of the WDD could be substituted for 
these other receivers. The modular design of 
the WDD would thus require replacement of 
only a few cards to provide adaptability to 
26 other demodulator units, for a total of 32 
similar receivers. This approach would also 
permit adaptation to non-TDRSS systems.
PROGRAM PHASES
A task of this magnitude should be 
divided into distinct phases to allow decision 
points for continuing the development. A 
three-phase procurement plan was developed 
during the first quarter of 1980. Phase I 
was to be a short 2-month feasibility study 
to determine if the specification could be 
met and to create a proposal for Phase II, a 
definition phase. During this phase, 
additional analysis would be performed and 
breadboard hardware would be built to prove 
out the design in those areas of high risk, 
This phase would also develop a specification, 
of Work, and proposal for phase III.
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nentanon
phase, which would result in the design, 
construction, and testing of six WDD's.
Studies were performed by the 
Harris SATCOM Modem section and by Motorola, 
The hybrid design, using a digital third-order 
tracking loop, was chosen for further evalua­ 
tion.
The breadboard definition phase 
evaluated flatplane circuitry to find the 
cycle slip rate of the carrier tracking loop 
in the presence of frequency dynamics, as well 
as bit error rate and acquisition times. This 
experiment required the development of a flex­ 
ible dynamics generator to drive the demodu­ 
lator with a strenuous test signal.
Carrier loop results shov/ed the 
specifications for cycle slip and loss-of-lock 
could be achieved with some margin even in 
the presence of "uncompensated 11 dynamics. 
However, the tests proved that a second-order 
loop was not adequate.
PN code acquisition and tracking 
was also breadboarded. Code tracking perfor­ 
mance was satisfactory, but acquisition 
results showed more extensive processing 
algorithms were needed to give protection 
against false locks at high SNR.
The implementation phase developed 
the concepts of the earlier studies into a 
usable, reproducible demodulator. A prototype 
of superficially identical appearance, con­ 
struction, and performance was created to 
allow evaluation of the design. The course 
of development was monitored through technical 
reviews involving NASA, NASA/WEC, TRW, STI, 
Spacecom, and Harris. During this phase, the 
I/ dynamics generator was into a 
three-chassis group of Special Test 
(STE) to provide a microprocessor-controlled 
signal source.
Physical and Electrical Interface 
Characteristics
The WDD had to fit within the space 
of the existing demodulator, and was to be 
compatible with existing electrical inter­ 
faces. The software interface also had to be 
satisfied.
The appearance of the WDD Receiver 
chassis is shown in Figure 7. The power sup­ 
plies are contained in a smaller chassis, thus 
keeping line voltage and stray ac out of the 
receiver. The receiver is remotely-controlled 
by the TDRSS ADPE (Automatic Data Processing 
Equipment) computer; only a maintenance reset 
pushbutton is on the front panel. While the 
unit will operate in a closed cabinet 
the Test Controller cannot see it, a profusion 
of indicator lamps were provided as a diagnos­ 
tic aid for maintenance personnel.
The receiver contains two card 
files: PN tracking and microprocessor, and 
IF Carrier. Two fans provide air flow from 
back to front, cooling the cards adequately 
even when the covers are removed.
The electrical interfaces of the 
WDD receiver are shown in Figure 8. These 
electrical interfaces are as follows:
a. AC Power Input: (DC is
supplied the
Supply into the
chassis.} 
b. IF Input: The IF
be a 35 MHz
PN and
C. i
An 
and PN are
to $ynch ze the
PN
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sequence after the acquisition 
has been obtained.
d. Reference Interface: The CTFS 
timing subsystem will provide a 
5 MHz station standard frequen- 
cy reference and a 1 pps timing' 
pulse for time reference.
e. Data Output Interface: The I 
and Q output consists of the 
demodulated baseband data 
signals to the bit synchro- 
nizers.
f. Service Control Interface: The 
WDD receives all setup and 
control data from the ADPE via 
the Service Control Unit (SCU) 
and returns status data to the 
ADPE via the SCU.
g. Recovered Carrier Interface: 
The recovered carrier refer- 
ence is 35 M lz.
In the digital carrier loop, a 
numerically-controlled oscillator is used to 
generate approximate 5, 20, 30, and 35 MHz 
signals. The 35 MHz signal is the recovered 
carrier, a regenerated clean signal. The 
20 MHz signal is used to derive four precise 
sampling points along the incoming 5 MHz 
signal. (This signal was hetrodyned from the 
35 MHz despread signal and the synthesized 
30 MHz.) These points sample (ideally) the 
positive and negative peaks and the zero- 
crossings of the carrier. If a phase error 
is present, the "zero 11 samples will be of 
different values, and their difference is 
representative of the sign and magnitude of 
the phase error. The loop is then driven to 
obtain an average difference of zero. When 
the loop is tracking, the peak sample points 
are properly aligned, and an AGC level can be 
coherently derived from the peak-to-peak 
measurement.
Electronic Implementation
The conceptual block diagram of 
Figure 9 shows the logical functions of the 
receiver.
The 35 MHz input signal enters the 
INPUT circuitry at the upper left. A synthe- 
sized reference of approximately 15 MHz is 
used to obtain a 20 MHz signal for the EARLY/ 
LATE DESPREADER, while a filtered and ampli- 
fied 35 MHz signal is applied to the ON-TIME
DESPREADER. When the PN loop is tracking, the 
incoming signal is despread and passed to the 
FILTERS AND MIXER. If the PN loop were 
searching, the PN sequence would be stepped 
1/2 chip at a time until a sufficient correl- 
ation occurred and the PN lock was declared. 
The derived PN epoch and clock are provided 
to the Range and Range Rate Equipment.
The 5 MHz signal is also split off 
to drive the DATA DETECTORS, where the actual 
demodulation occurs. The coherent 5 MHz 
recovered carrier is combined wit 1" the 5 MHz
signal, resulting in baseband digital data 
that is output to the external bit 
synchronizers.
The operation of the WDD is direct- 
ed by the microprocessor-based Controller, 
which receives instructions from the ADPE, and 
outputs status information to ADPE. The 
internal signals required by the WDD are 
synthesized from the 5 MHz input from the 
CTFS (Common Time and Frequency Standard).
To expand upon a few of these 
functions, all internal frequency sources are 
synthesized from the incoming 5 MHz, thus
I O
assuring accuracy of _+7 x 10. When a 
spacecraft transmitter is slaved to the Ground 
Terminal by a pilot tone, two-way Doppler
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measurements are possible.
NASA Data Signals
The NASA standard data groups and 
modes provides a number of distinct opera­ 
tional set-up conditions (see Table 1). In 
Data Group 1, Mode 1, both the I and Q 
(quadraphase) channels are spread by a PN 
code of sequence length (210 -1) x 256. 
The PN sequences are identical, but the Q 
code lags the I code by more than 20,000 chips 
(code elements) allowing ambiguity resolution. 
The chip timing is also staggered one-half 
chip (SQPN code). These codes are set by 
changing the register feedback taps in 
response to commands from the ADPE computer.
During acquisition, the PN code is searched 
in 1/2-chip increments in an optimal search 
algorithm.
In Data Group 1, Mode 2, the PN 
code is only 2047 chips along, and rapid 
acquisition is possible. These Gold codes 
differ for the I and Q channels, thus 
reversed channel lock cannot occur.
In Data Group 1, Mode 3, the I 
channel code is the same as in Mode 1, but 
the Q channel is not spread (called "clear" 
or uncoded).
A Data Group 2 function is avail­ 
able, providing a BPSK channel.
The search time is reduced by using 
a computer estimate of the delay in receipt of 
the PN code epoch, an all 1's condition. A 
maximum value of 16.77 seconds is possible. 
When the epoch delay time has passed, the PN 
generator begins counting, and the PN search 
process begins. When the detector senses code 
alignment, tracking begins, and the incoming 
signal can be "despread" of its PN sequence.
A digital carrier tracking loop 
samples the signal and steers a Numerically- 
Controlled Oscillator 'NCO) to obtain and 
maintain phase lock. A first-order bit- 
decision-aided, Costas phase lock loop is 
used for acquisition, but is then changed to 
a third-order loop to permit tracking during
Table 1. WDD Data Characteristics
DATA GROUP 1
Spread Spectrum PN QPSK 
Mode 1: Supports two-way Doppler ranging
Mode 2: Supports one-way Doppler ranging 
Q code differs from I code
Mode 3: I is PN coded BPSK 
Q is clear BPSK
I/Q power ratio may range from 1:1 
to 1:4
PN Code Family: STDN 108 18-stage shift 
register sequence for 
Modes 1 and 3; STDN 108 Gold 
codes for Mode 2
PN Code Offset: Q code delayed X +1/2 PN
chips, where X >20,000 chips
DATA GROUP 2 
Unspread
NOTES
1. Any signal may be coded or uncoded, a 
well as NRZ or Biphase.
2. Data formats may be Level, Mark, or 
Space __________
spacecraft accelerations. Since frequency 
uncertainties are present, the 73 Hz tracking 
bandwidth is necessarily wider than for a 
standard demodulator.
When the carrier loop is locked, a 
5 MHz carrier is recovered for synchronous
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demodulation of the I and Q signals. If 
carrier lock is lost, reacquisition search 
begins using the last values for PN and 
carrier NCO control to speed the search 
process.
Special Test Equipment (STE)
There are three STE chassis that 
perform the dynamic signal generation required 
by the WDD. These chassis also provide the 
command functions required for the WDD and the 
Low/Medium Rate Bit Synchronizer. These three 
units consist of the Controller Chassis, the 
Dynamics Chassis, and the C/NQ Test Set. 
The Controller provides the point to enter 
data into the STE microprocessor and to 
receive an indication of signal strength and 
status from the WDD. The dynamics chassis 
generates the PN signals and provides the 
proper rates of change of slewing. The C/N 
Test Set provides the carrier frequency at 
35 MHz that is also subject to frequency off­ 
set in simulating the variability of received 
Doppler from a spacecraft that is in powered 
flight. Since the carrier and PN effects must 
be varied simultaneously, the Controller 
commands both units in synchronism. Other 
auxiliary commercial test equipment is used to 
complete the STE setup, as shown in Figure 10.
Operation of the STE is facilitated 
by a computer program written for an HP desk 
top computer. The specification requirements
are built into the program, and the output 
provides switch and dial setting recommenda­ 
tions for STE set-up. When acquisition is 
complete, the operator enters the observed 
times into the computer for logging and data 
reduction.
provided in approximately the 100 to 300,000 
symbols/second range. The WDD can provide 
demodulation of both Viterbi-coded and uncoded 
signals, in either the Non-Return-to-Zero 
(NRZ) or biphase format. When 1/2-rate 
Viterbi-coded signals are processed, two adja­ 
cent symbols are required to define one data 
bit. The WDD processes these symbols the 
same as uncoded bits, but the maximum data 
rate is halved.
Performance characteristics have 
been measured with the prototype and with the 
first deliverable WDD. Table 2 shows a 
synopsis of performance. Testing concentrated 
on the most stressing modes of operation in 
order to limit the number of tests required. 
Peculiar values of symbol rates were often 
used to test at a point where passband filter­ 
ing is close to filter point, thus obtaining a 
conservative performance estimate,
Many of the parameters are proba­ 
bilistic in nature, and test results are not 
likely to be repeatable. Some of these para­ 
meters are loss-of-lock rate, cycle slip rate, 
and the acquisition and reacquisition times. 
Numerous repetitions were required in order 
to gather a statistically adequate sample. 
This paper demonstrates the use of Weibull 
graphic analysis of the cumulative distri­ 
bution function of some of these parameters.
When the WDD is installed, normal 
spacecraft data and tracking services will be
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Table 2. Performance Characteristics
Inputs
Minimum C/N Q Levels (dB-Hz):
Mode
DG1-1
DG1-2
DG1-3; 1:1
DG2
Coded
NRZ Biphase
39.5 40.6
39.1 39.5
39.5 40.6
38.5 39.6
Uncoded
NRZ Biphase
42.8 42.8
44.3 44.3
43.3 43.3
43.3 43.3
Input Frequency 
35 MH/. (standard)
Input Total Power 
-37 dBm to -10 dBm
Data Rates
100 S/s to 300 kS/s (NASA DGl-1,3) 
1 kS/s to 300 kS/s (NASA DG1-2) 
1 kS/s to 100 kS/s (NASA DG2)
Performance
Acquisition probability: >90% 
Acquisition time: median <5, 15, 45 s
(mode dependent) 
Reacquisition time: median <20 s 
Cycle slip time: mean time >90 minutes 
Loss-of-lock: <1 per 100 acceleration events
at minimum C/N Q levels 
Recovered carrier phase noise:
<l°over 10 H/ to 200 kHz for
C/N 0 >  dB-Hz 
Error rates (with LMRBS)
"6 at E,/N = 14.3 dBBit:
Symbol:
10"
0.036 at E S /N Q = 6.1 dB
PN clock jitter: <14 ns
PN epoch delay variation: <±13 ns
Worst-case performance normally 
occurred when processing NASA Data Group 1, 
Mode 1 signals (spread long-code PN); most 
testing used this signal to obtain conser- 
vative performance estimates. All testing 
was done with Manchester II coded signals 
since uncoded signals would be processed with 
equal facility. This coded approach cut the 
potential test case universe in half.
Acquisition Time
The acquisition time is strongly 
dependent upon the signal group and mode, and 
upon the symbol rate. The specified value is 
also a function of C/NQ . A complicating 
factor is that the time is also probabilistic, 
thus each test must be run many times to
obtain a realistic performance estimate. The 
specification required that, of the test 
trials attempted, 90 percent or more must 
acquire, and 50 percent or more of successful 
acquisitions must occur in less than the 
specified time. While the specification uses 
50 percent of successful acquisitions, the 
test used 50 percent of all attempts, and 
thus yields a more conservative estimate.
The carrier frequency offset and 
the PN code offset were selected from a range 
and appropriate distribution of values, and 
the acquisition times were collected using 
this random process. All modes, rates, and 
C/NQ values tested were compliant with the 
specification. These tests represent the 
modes that are most stressing to the WDD. The 
worst-case test result occurred with Data 
Group 1, Mode 1 using a minimum C/N signal 
of 39.5 dB/Hz. In this case, 57 percent of the 
acquisition times were less than the specified 
time. All tests met the 90 percent acquisi- 
tion requirement. The test of predetection 
combining of I and Q channel power with 3 dB 
less power per channel still yielded perfor- 
mance comparable to that at the 3 dB higher 
"minimum" C/NQ level. The theoretical 3 dB 
combining gain thus had been realized.
Table 3 shows a set of 36 acquisi- 
tion trials results arranged in descending 
rank order. From this list, the cumulative 
distribution function has been derived and 
plotted in Figure 11. The distribution is 
clearly bimodal, showing a segment up to 
15 seconds, followed by a separate sloping 
segment above 15 seconds. The higher value 
segment is fitted with a straight line 
representing an exponential distribution, and 
represents a more dispersed random mechanism. 
The lower segment represents the normal 
performance of acquisition, which has a 
limited dispersion.
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While the mean time is 14.76 
seconds, the median time is only 10.9 seconds. 
The median is a more robust measure of perfor- 
mance, as 72.2% of the times are less than 
the 15 second specification.
A second data set is plotted in 
Figure 12, where an intermediate distribution 
is seen around 50 to 80%. The mechanism of 
this segment is probably the same as in the 
lower segment, but a delay of approximately 
7 seconds has shifted the data distribution.
Table
WDD No.
DG1 -1 ;
n
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Mean = 14
Std, Dev.
3. Acquisition Times
2; Ranked Results; N = 36
Spec : 50% < 1 5 seconds
Time
45.4s
36.1
33.9
27.9
25.2
21.8
19.7
18.5
18.3
16.7
14.7
12.0
11.9
11.9
11.8
11.7
11.6
11.0
10.9
10.8
10.8
10.7
10.3
10.2
10.1
10.0
9.9
9.5
9.5
8.9
8.7
8.6
8.5
8.1
8.1
7.7
.76s;
= 8.8s;
Pe re entile
100
97.2
94.4
91.7
88.9
86.1
83.3
80.6
77.8
75.0
72.2
69.4
66.7
63.9
61.1
58.3
55.6
52.8
50.0
47.2
44.4
41.6
38.9
36.1
33.3
30.6
27.8
25.0
22.2
19.4
16.7
13.9
11.1
8.3
5.6
2.8
72.25&<15s
Median = 10.9s
Cycle Slip/loss-of-Lock
The cycle slip (see Ref. 4) and 
loss-of-lock tests were run using minimum 
C/NQ input signals with a dynamically 
varying frequency as shown in Figure 13. 
Normally, one trapezoidal profile would take 
30 seconds for a cycle simulating spacecraft 
booster engine firing. Special tests demon- 
strated that the profiles stressed the carrier 
tracking loops at the trapezoid corners. This 
indicated that the profile could be shortened 
to a 4-second cycle, allowing the test to be 
run more quickly. Actual test times could 
then be multiplied by 30/4, or 7.5, to esti- 
mate the mean-times for the specified long- 
period profile. The profile is also more 
stressing than will actually occur, as the 
corners are exact without rounding, thus
simulating an infinite jerk rather than theo 
_+30.6 Hz/s of the specification. The cycle
slip and loss- of-lock tests were consolidated 
by using peak frequency accelerations of j75& 
Hz/s rather than the +330 Hz/s specified for 
the cycle slip time.
At minimum C/NQ , no cycle slips 
or loss-of-lock occurred in a 36-minute 
period. Earlier prototype experiments were 
run with C/N Q values of 3 dB and 3.5 dB 
below the "minimum" value. There is no 
precise noise threshold, but loss-of-lock is 
probabilistic; see Ref. 6. Loss-of-lock times 
are shown in the cumulative distribution of 
Figure 14. The exponential mean is equal to 
the standard deviation, and for these C/N Q 
values, are equal to 5.6 minutes at -3.5 dB 
and 12.5 minutes at -3 dB relative to the 
specified minimum. A line plot of the 
90 minute mean distribution is also shown. 
(Cycle-slipping is exponentially distributed; 
see Ref. 7, Holmes, page 95, equation 4.4-6.)
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Bit Error Rate/Symbol Error Rate
The WDD Symbol Error Rate (SER) 
performance is specified in conjunction with 
the Low/Medium Rate Bit Synchronizer with 
which the WDD is used. The results are then 
compared to the theoretical error curve shown 
in Figure 15 (see Ref. 5). Without signal 
dynamics, performance tends to be approxi- 
mately 1 dB worse than theory (a 1 dB higher 
than theoretical C/N is required for a 
given error rate).
When both data jitter and dynamics 
are present, the SER varies with symbol rate 
as shown in Figure 16. The data samples show 
that the worst SER is about one-half the 
design goal of 0.029 and about one-third of 
the specified 0.036.
Symbol Error Distribution
A special test was performed to 
evaluate the time distribution of the symbol 
errors. The time of each error occurrence 
was marked by a strip chart recorder. The 
time intervals between errors were then ranked 
and a Weibull plot generated (see Figure 17).
Theoretically, the error occur- 
rences are random and independent (a Poisson 
process), thus the time between consecutive 
errors should have an exponential distribu- 
tion. In a Weibull distribution, the slope 
coefficient is used to infer the likely 
distribution of the data. A slope of 1.0
will provide a good fit to exponentially- 
distributed data, and indeed it does for the 
test data. About 2% of the data had a time 
interval shorter than the exponential fit 
would suggest, but the resolution of the 
recorder limited the visible difference to 
38 ms.
A plot of the data of Figure 17 
may also be constructed on the more common 
semi-logarithmic graph paper of Figure 18. 
The left scale is the probability that the 
time difference will be more than the indi­ 
cated time difference (At). The right scale 
is the probability that the time difference 
will be less than or equal to the At. The 
exponential line fit must pass through the 
100%>0 seconds corner of the graph, and the 
determining constant, AT, is found where the 
line crosses the l/e% point, 36.79%. This 
value is approximately 1.3 seconds.
The precise value is found from the 
line equation:
Pr (T > At) = 100e- (At /AT >
where Pr (T > At) is the probability of a 
value T exceeding the At level. From the 
lower right line intercept (5.96 seconds, 1%),
n = iooe -[ 5 - 96/AT)
0.01 = e" (i 
In 0.01 = In e 
-4.60517 = -5,96/AT 
AT = 5.96/4.60517 
AT = 1.292 seconds
Therefore, other levels may be 
estimated from:
Pr(T>At) = 100e- (At/1 - 292) 
Reacquisition Time
^acquisition time was measured at\
a C/N of 43V7 dB-Hz and a symbol rate of 
5800 S/s, Both biphase and MRZ data formats 
were used in testing* Reacquisition searches 
are based upon the last measured values of 
carrier offset and PM code offset, the 
search range can be reduced, speeding reac- 
quisition time. The design goal (not specifi­ 
cation) was 2Q seconds or less,, median, while
-(5.96/AT)
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the maximum observed time was 14 seconds. 
These tests were run using the dynamics 
profiles shown in Figures 19 and 20. The STE 
synchronously varies the carrier frequency 
and the PN code chip rate to simulate the 
spacecraft signal that is received.
The reacquisition times for the 
deliverable WDD are shown in Table 4. These 
times were ranked in descending order to esti- 
mate the probability perc^ntiles shown. The 
percentiles are estimates of the reacquisi- 
tions where the time is equal to or less than 
the indicated percentile. The distribution 
is plotted in Figure 21, and is not exponen- 
tial in nature. (The Weibull graph paper 
allows estimation of the nature of the distri- 
bution.) Many more trials would be required 
to estimate the distribution with confidence, 
but there appear to be multiple Gaussian 
processes present.
Table 4. Unit 1 Reacquisition Times
Trial
1
2
3
4
5
6
7
8
9
10
11
12
Time
9s
11
9
14
9
11
9
11
9
12
9
14
Median Time
NOTE: Odd trial
than even
of search
Ranked
Pr (T> Value)
Times Percentile
1 4s 1 00%
14
12
11
11
11
9
9
9
9
9
9
n JL
s take
trials
91.7
83.3
75.0
66.7
58.3
50.0
41.7
33.3
25.0
16.7
8.3
2   = 10 seconds
3 seconds less time
due to the direction
PRESENT STATUS
the design team is confident that the design 
can be successfully implemented in the produc- 
tion of the deliverable units. Several demod- 
ulators have now passed acceptance testing and 
have been shipped to WSGT. The WDD installa- 
tion at the White Sands Ground Terminal will 
be completed in mid-1984. Following the 
completion of the assembly and test of all 
units at the Harris plant, the Special Test 
Equipment (STE) will also be delivered to 
WSGT for use in the new Maintenance Depot.
CONCLUSION
The Wide Dynamics Demodulator 
brings a new level of advanced tracking per- 
formance to the NASA TDRSS program. The 
design has now been implemented and tested in 
the laboratory, thus bringing to satellite 
communications a capability to maintain 
signal tracking and demodulation through the 
orbital injection phase without loss-of-lock. 
With the WDD, data collection and communica- 
tion can be maintained through the swift 
acceleration of powerful spacecraft boosters, 
such as the Inertia! Upper Stage (IUS). This 
ability to maintain spacecraft contact during 
pronounced vehicle motions will ensure 
enhanced control of vehicle motions. This 
capability will be of great significance when 
a ground-based pilot is controlling the 
Orbiting Manuevering Vehicle (OMY, the "Space 
Tug"), when continuous data coverage is 
required to assure safety when docking the 
OMV to the Space Station.
As the Nation's space program 
expands into the coming century, the greater 
communications availability of the WDD will 
ensure satisfaction of the user community's 
needs.
The WDD prototype has now passed 
through extensive testing and evaluation, and
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SIGNAL DYNAMICS
The following Tables A-l through 
A-3 show the specification dynamics require- 
ments for the WDD. In a stable orbit, the 
Doppler shift is predictable, and a converter/ 
corrector restores the IF to a nominal 35 MHz. 
The uncertainty remaining results in the 
residual dynamics shown in the upper three 
rows.
In Powered Compensated orbits, a 
greater uncertainty exists due to the varia- 
tion in booster engine thrust and the time of 
occurrence.
In Powered Uncompensated orbits, 
the dynamics are the most severe, and result 
principally from the compensation being 
delayed in starting due to the uncertainty of 
exact firing time. The STE is capable of 
generating each of the dynamics profiles 
required to validate the specified 
performance.
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Table A-l. Maximum T Frequency Dynamics
MODES
DG-2 Mode 3 
DG-1 Mode 1 and 3
06-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 2B
DG-2 Mode 3 
DG-1 Mode 1 and 3
DG-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 2B
DG-2 Mode 3 
DG-1 Mode 1 and 3
DG-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 2B
ORBIT 
DYNAMICS 
TYPE
Stable
Stable
Stable
Powered 
Compensated
Powered 
Compensated
Powered 
Compensated
Powered 
Uncompensated
Powered 
Uncompensated
Powered 
Uncompensated
MAXIMUM 
FREQUENCY 
UNCERTAINTY 
f (kHz)
+2.2
+1.9
+4.2
+10.3
+6.5
+8.8
+10.3
+6.5
+8.8
MAXIMUM 
FREQUENCY 
RATE 
Af (Hz/s)
+2.5
+8.2
+8.2
+330
+165
+165
+765
+383
+383
MAXIMUM 
FREQUENCY 
ACCEL 
Af (Hz/s2)
+0.002
+0.001
+0.001
+3.1
+1.5
+1.5
+30.6
+16.6
+16.6
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Taole A-2. Frequency Dynamics for acquisition and Reacquisition
MODES
DG-2 Mode 3 
DG-1 Mode 1 and 3
DG-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 2B
DG-2 Mode 3 
DG-1 Mode 1 and 3
DG-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 2B
ORBIT DYNAMICS 
TYPE
Stable 
(Acquisition)
Stable 
(Acquisition)
Stable 
(Acquisition)
Powered 
Compensated 
(Reacquisition)
Powered 
Compensated 
(Reacquisition)
Powered 
Compensated 
(Reacquisition)
MAXIMUM 
FREQUENCY 
UNCERTAINTY 
f (kHz)
+2.2
+1.9
+4.2
+6.0
+3.7
+6.0
MAXIMUM 
FREQUENCY 
RATE 
Af (Hz/s)
+2.5
+8.2
+8.2
+70
+42
+42
MAXIMUM 
FREQUENCY
,*ACCEL o
Af (Hz/s^)
+0.002
+0.001
+0.001
+3.1
+1.5
+1.5
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Table A-3. Maximum PN Code Dynamics for Reacquisition*
MODES
D6-2 Mode 3 
D6-1 Mode 1, 3
DG-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 28
DG-2 Mode 3 
DG-1 Mode 1, 3
DG-1 and DG-2 
Mode 2A
DG-1 and DG-2 
Mode 2B
ORBIT
DYNAMICS TYPE
Stable
Stable
Stable
Powered 
Compensated
Powered 
Compensated
Powered 
Compensated
MAXIMUM** 
INITIAL CODE 
OFFSET 
(CHIPS)
+100 .
+60
+90
+200
+110
+140
MAXIMUM 
FREQUENCY 
UNCERTAINTY 
(CHIPS/SEC)
+3.0
+2.5
+5.7
+8.2
+5.0
+8.2
MAXIMUM 
FREQUENCY 
RATE 
(CHIPS/SEC2 )
+0.0033
+0.011
+0.011
+0.095
+0.048
+0.048
MAXIMUM 
FREQUENCY 
ACCELERATION 
(CHIPS/SEC^)
+0.26 X 10" 5
+0.13 X 10-*
+0.13 X 10-5
+0.0042
+0.0021
+0.0021
*Acquisition not required during uncompensated dynamics.
**Initial code offset for stable orbit acquisition after loss-of-lock is based on a 
maximum user acceleration of 14.8 m/sec2 . Therefore, the actual maximum offset 
is 82 chips for Modes 1 and 3.
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TDRSS
SERVICE
(WEST)
(CANCELLED)
ADVANCED
WESTAR
SERVICE
TDRSS
SERVICE
(EAST)
TDRS 
UPLINK 
AND 
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SINGLE ACCESS 
S-AND K-BAND
SINGLE 
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S-BAND
USER 
SPACECRAFT
A4 611-34
Figure 1. Tracking and Data Relay Satellite (TDRS) System. User spacecraft data 
are relayed through TDRS to and from the New Mexico Ground Terminal.
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Figure 2. 
Tracking and Data Relay S
atellite (TORS). 
Single access antennas ooint 
to one spacecraft each; the m
ultiple access ar?ay can servte 20 users!
S BAND T&C ANTENNA 
K BAND ANTENNA (SOUTH) 
K BAND ANTENNA (CENTRAL) 
K BAND ANTENNA (NORTH)
K/S BAND AXIAL RATIO ANTENNA
S BAND SIMULATION ANTENNA 
K BAND SIMULATION ANTENNA
SOLAR COLLECTOR 
FOR HOT WATER
EQUIPMENT 
BUILDING
A4 611-36
Figure 3. White Sands Ground Terminal (WSGT). Each of the K-Band antennas will 
point to a TORS spacecraft.
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Figure 6. 
Galileo/IUS Acceleration Profile. 
This profile 
was 
used to determine 
the WDD tracking 
requirements.
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HARRIS 7003 DIGITAL 
COMMUNICATIONS TEST SET
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A4 611-37
Figure 10. STE Rack Equipment. The deliverable STE and nondeliverable 
recommended test equipment were consolidated in one rack to 
facilitate testing.
3-36
99.9
3.7 GAUSSIAN
2.0 POISSON
WEIBULL
SLOPE 
SHAPE FACTOR
80.
60.
LJJ 40. (
LU 
O
£ 20.
0. 
LU
S
(SCALE FACTOR)
f.O EXPONENTIAL
———————Or FRL 2/84
10.
O
4.0
2.0
.50
10 20 50 100 200 500 1K
ACQUISITION TIMES IN SECONDS 
TEST 7; 2/16/84
S/N2 A4 611-38
Figure 11 CDF of Acquisition Times; Test 7; 2/16/84; S/N 002. The two line 
segments indicate a random distribution is combined with a 
narrower-than-Gaussi an di stri buti on.
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Figure 12. CDF of Acquisition Times; Test 8; 2/16/84; S/N 002. A parallel
distribution with a delay exists. If one point at the 50 percentile 
had shifted, the median would have jumped from 12 to 16 seconds, past 
the 15 second specification.
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Figure 13. Loss-of-Lock Profiles. In all figures, the sharp corners stress a phase-lock-loop with an "infinite 11 jerk.
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Figure 14. Exponential Distribution of Loss-of-Lock Times. The mean-time to 
loss-of-lock increases rapidly as the C/N 0 is increased.
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Figure 15. Theoretical BER Curve. WDD performance is about 1 dB worse than the 
theoretical "differentially encoded" curve.
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Figure 14. Exponential Distribution of Loss-of-Lock Tim
es. The mean-time to 
loss-of-lock increases rapidly as the C/M 0 is increased.
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Figure 15. Theoretical BER Curve. WDD performance is about 1 dB worse than the 
theoretical "differentially encoded" curve.
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Figure 16. Symbol Error Rate With Data Jitter and Dynamics, 
midway between specification and theory.
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Figure 17. CDF of WDD/LMRBS Errors (Time Interval), 
errors is exponentially distributed.
The time between symbol
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Figure 18. At Time Difference (Seconds). The time interval distribution is plotted on ordinary semi-log graph paper.
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Figure 19. Test Profiles for Reacquisition With Maximum Rates. These STE 
dynamics force signal maximum rates of change.
3-45
_ 200 --
CL 
I
& 100 
I-
UJ
o
LU
§
O o
-100 +
-200--
3i 8.2
UJ
-8.2--
TEST 
INTERVAL
10
SIGNAL 
DROPOUT
I
TEST 
INTERVAL
10
TRACKING—»H
35 100 110
100 110 H35
200 |210
200 210
time, 
sec
70 Hz/sec
_ 6
N
I 4.25-
h-
LJJ
o
UJ
a
LUo:
LL
-4.25- I 
I 
-6-
110 [35
I \
I I
I I
I I
I- I
100
———— time, 
|210 sec
-70 Hz/sec
TEST PROFILE 1
A4 611-47
Figure 20. Test Profiles for Reacquisition With Maximum Offsets. These dynamics 
induce maximum offsets from the perfectly-corrected signal.
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Figure 21. Reacquisition Time Cumulative Density Function (CDF). Reacquisition 
times show great consistency and are not exponentially distributed.
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